

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/698,622	10/27/2000		Jyh-Ming Jong	P4928/06145.003001	4922	
32615	7590	07/14/2005		EXAMINER		
OSHA LIA 1221 MCKI			BAYARD, E	MMANUEL		
HOUSTON,				ART UNIT	PAPER NUMBER	
				2638	2638	

DATE MAILED: 07/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/698,622	JONG ET AL.				
Office Action Summary	Examiner	Art Unit				
	Emmanuel Bayard	2638				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. & 133).				
Status						
1) Responsive to communication(s) filed on 20 A	pril 2005					
	s action is non-final.	•				
3) Since this application is in condition for allowa	, ,					
Disposition of Claims						
4) ⊠ Claim(s) 1-7 and 9-13 is/are pending in the ap 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-7 and 9-13 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	wn from consideration.					
Application Papers						
9)☐ The specification is objected to by the Examine	er.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	∍ 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex		• •				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary					
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate atent Application (PTO-152)				

Art Unit: 2638

DETAILED ACTION

This is in response to amendment filed on 4/20/05 in which claims 1-7 and 9-13 are pending. The applicant's amendments have been fully considered but they are moot based on the new ground of rejection.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-2, 4-6, 9 and 10 rejected under 35 U.S.C. 102(e) as being anticipated by Bartonek U.S. Patent No 6,412,332 B1.

As per claims 1 and 9, Bartonek discloses an apparatus for detecting a noise error of a signal comprising: an high comparator (see fig.5a element 116a and col.5, lines 60-67) that references a high voltage limit with the signal and generates an output; a low comparator (see fig.5a, element 116b and col.5, lines 60-67 and col.6, lines 6-10) that references a low voltage limit with the signal and generates an output; and a circuit (see fig.3, 5 element 58) that processes the high comparator output and the low comparator output, wherein both the high comparator output and at least one of low comparator output directly clock the circuit and wherein the circuit generates an alarm if

Application/Control Number: 09/698,622

Art Unit: 2638

a fault is the same as the claimed (noise error is detected) (see col.5, lines 54-65 and col.6, lines 11-16 and col.7, lines 1-5).

As per claim 2, the apparatus of Bartonek inherently includes a high-to-low sub-circuit that detects a noise error during a (1)(rising) signal transition and a low-to-high sub-circuit that detects a noise error during a (0)(falling) signal transition.

As per claim 4, the apparatus of Bartonek does include an operational amplifier, which is the same as the claimed differential amplifier (see fig.4 element 72 and col.5, line 15).

As per claim 5, the apparatus of Bartonek inherently includes a sense amplifier.

As per claims 6 and 10, the apparatus of Bartonek inherently includes high voltage limit and the low voltage limit is 30 mV.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 3, 7, 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bartonek U.S. Patent No 6,412,332 B1 in view Hastings U.S. Patent No 6,275,074 and in further view of Nemetz et al U.S. patent No 5,923,191.

As per claim 3, Bartonek teaches all the features of the claimed invention except a belay buffer, a flip-flop circuit and an XOR gate.

Application/Control Number: 09/698,622

Art Unit: 2638

Hastings teaches a belay buffer (see col.3, lines 54-60 and col.7, lines 15-25), a flip-flop circuit (see col.5, line 17) and an XOR logic gate (see col.5, line 63).

It would have been obvious to one of ordinary skill in the art to implement the teaching of Hasting into Bartonek as to reduce the propagation delays of a current state that is slew-rate limited due to inductances as taught by Hasting (see col.5, lines 41-44)

However Bartonek and Hastings do not teach a plurality of flip-flop circuits

Nemezt et al teaches a plurality of flip-flop circuits (see figs. 5a-5b elements 52-56, 62-66 and col.8, lines 49-65) and logic gate (see figs.7A-7B elements 80, 80a and col.11, line 58-67 and col.12, lines 1-67).

It would have been obvious to one of ordinary skill in the art to implement the teaching of Nemezt into Bartonek and Hastings as to generate one or more error signals for each of the detected pulse width violation by logic high and low comparators as taught by Nemezt (see col.11, lines 55-65).

As per claims 7 and 13, Hastings teaches discloses an apparatus for detecting a noise error of a signal comprising: an high comparator (see fig.5a element 116a and col.5, lines 60-67) that references a high voltage limit with the signal and generates an output; a low comparator (see fig.5a, element 116b and col.5, lines 60-67 and col.6, lines 6-10) that references a low voltage limit with the signal and generates an output, wherein the difference between the high voltage limit and the low voltage limit is 30 mV; and a high and low circuit (see fig 5a) and a low-to-high sub-circuit that detects a noise error during a falling signal transition that detects a noise error during a rising and falling signals transition wherein the sub-circuit generates an alarm if a fault is the same as

Application/Control Number: 09/698,622

Art Unit: 2638

the claimed (noise error is detected) (see col.5, lines 54-65 and col.6, lines 11-16 and col.7, lines 1-5) wherein at least one of the high to-low sub-circuit and the low-to-high sub-circuit generates an alarm if a noise error is detected (see col.5, lines 20-67 and col.6, lines 1-67).

However Bartonek does not teach a belay buffer, a flip-flop circuit and an XOR gate.

Hastings teaches a belay buffer (see col.3, lines 54-60 and col.7, lines 15-25), a flip-flop circuit (see col.5, line 17) and an XOR logic gate (see col.5, line 63).

It would have been obvious to one of ordinary skill in the art to implement the teaching of Hasting into Bartonek as to reduce the propagation delays of a current state that is slew-rate limited due to inductances as taught by Hasting (see col.5, lines 41-44)

However Bartonek and Hastings do not teach a plurality of flip-flop circuits

Nemezt et al teaches a plurality of flip-flop circuits (see figs. 5a-5b elements 52-56, 62-66 and col.8, lines 49-65) and logic gate (see figs.7A-7B elements 80, 80a and col.11, line 58-67 and col.12, lines 1-67).

It would have been obvious to one of ordinary skill in the art to implement the teaching of Nemezt into Bartonek and Hastings as to generate one or more error signals for each of the detected pulse width violation by logic high and low comparators as taught by Nemezt (see col.11, lines 55-65).

As per claims 11 and 12, Bartonek and Hastings in combination teach all the features of the claimed invention except a plurality of flip-flops.

Art Unit: 2638

Nemezt et al teaches a sub-circuit plurality of flip-flop circuits (see figs. 5a-5b elements 52-56, 62-66 and col.8, lines 49-65).

It would have been obvious to one of ordinary skill in the art to implement the teaching of Nemezt into Bartonek and Hastings as to generate one or more error signals for each of the detected pulse width violation by logic high and low comparators as taught by Nemezt (see col.11, lines 55-65).

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Knechtel U.S. Patent no 4,933,959 teaches a tracking bit.

Kondoh U.S. Patent No 6,404,976 B1 teaches a VISS signal detection circuit.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Emmanuel Bayard whose telephone number is 571 272 3016. The examiner can normally be reached on Monday-Friday (7:Am-4:30PM) Alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Vanderpuye Kenneth can be reached on 571 272 3078. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Emmanuel Bayard Primary Examiner Art Unit 2638

6/28/05

EMMANUEL BAYARD